

United States Patent and Trademark Office

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.	
10/722,159	11/26/2003	Byung-Se So	SEC.1092	7038	
20987 7:	590 01/27/2006		EXAMINER		
	FRANCOS, & WHI	NGUYEN, DILINH P			
ONE FREEDOM SQUARE 11951 FREEDOM DRIVE SUITE 1260			ART UNIT	PAPER NUMBER	
	RESTON, VA 20190		2814		

DATE MAILED: 01/27/2006

Please find below and/or attached an Office communication concerning this application or proceeding.

				<u></u>
		Application No.	Applicant(s)	
Office Action Summary		10/722,159	SO, BYUNG-SE	
		Examiner	Art Unit	
		DiLinh Nguyen	2814	
Period fo	The MAILING DATE of this communication app or Reply	ears on the cover sheet with the c	orrespondence address	
WHIC - Exter after - If NO - Failu Any r	ORTENED STATUTORY PERIOD FOR REPLY CHEVER IS LONGER, FROM THE MAILING DANSIONS of time may be available under the provisions of 37 CFR 1.13 SIX (6) MONTHS from the mailing date of this communication. Operiod for reply is specified above, the maximum statutory period we are to reply within the set or extended period for reply will, by statute, reply received by the Office later than three months after the mailing ed patent term adjustment. See 37 CFR 1.704(b).	ATE OF THIS COMMUNICATION 36(a). In no event, however, may a reply be tim vill apply and will expire SIX (6) MONTHS from cause the application to become ABANDONE	I. lely filed the mailing date of this communication. (35 U.S.C. § 133).	
Status				
2a)⊠	Responsive to communication(s) filed on <u>07 Not</u> This action is FINAL . 2b) This Since this application is in condition for allowar	action is non-final.	secution as to the merits is	
	closed in accordance with the practice under E	x parte Quayle, 1935 C.D. 11, 45	53 O.G. 213.	
Dispositi	ion of Claims			
5)□ 6)⊠ 7)□	Claim(s) <u>1-4</u> is/are pending in the application. 4a) Of the above claim(s) is/are withdray Claim(s) is/are allowed. Claim(s) <u>1-4</u> is/are rejected. Claim(s) is/are objected to. Claim(s) are subject to restriction and/or			
Applicati	ion Papers			
10)	The specification is objected to by the Examine The drawing(s) filed on is/are: a) acceed applicant may not request that any objection to the Replacement drawing sheet(s) including the correct The oath or declaration is objected to by the Examine	epted or b) objected to by the ld drawing(s) be held in abeyance. Section is required if the drawing(s) is obj	e 37 CFR 1.85(a). jected to. See 37 CFR 1.121(d).	
Priority (under 35 U.S.C. § 119			
12)⊠ a)	Acknowledgment is made of a claim for foreign All b) Some * c) None of: 1. Certified copies of the priority documents 2. Certified copies of the priority documents 3. Copies of the certified copies of the priority documents application from the International Bureau See the attached detailed Office action for a list	s have been received. s have been received in Applicati rity documents have been receive u (PCT Rule 17.2(a)).	on No ed in this National Stage	
2) Notice 3) Infor	et(s) ce of References Cited (PTO-892) ce of Draftsperson's Patent Drawing Review (PTO-948) mation Disclosure Statement(s) (PTO-1449 or PTO/SB/08) er No(s)/Mail Date	4) Interview Summary Paper No(s)/Mail D 5) Notice of Informal F 6) Other:		

Art Unit: 2814

DETAILED ACTION

Page 2

Election/Restrictions

This application contains claims 5-19 are drawn to an invention nonelected with traverse. A complete reply to the final rejection must include cancellation of nonelected claims or other appropriate action (37 CFR 1.144) See MPEP § 821.01.

Claim Rejections - 35 USC § 103

- 1. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:
 - (a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.
- 2. Claims 1-4 are rejected under 35 U.S.C. 103(a) as being unpatentable over Hayashi et al. (U.S. Pub. 2003/0015733) (previously applied) in view of Perino et al. (U.S. Pat. 6621155) (previously applied).

Hayashi et al. disclose a multi-chip package, comprising:

a plurality of pins; and

a semiconductor chip includes,

an input/output pad PT2A-PT2C,

an input/output driver (Address Buffer Circuit 21, Command Decoder Circuit 25" or Word Driver Circuit 26) coupled to the input/output pad,

an internal circuit (30, 42 or 40),

and an internal pad (PD2A-PD2C) for coupling the input/output driver 21 and the internal circuit 42 (fig. 13).

Art Unit: 2814

Hayashi et al. do not explicitly disclose the input/output pad of the first semiconductor chip directly receives an input/output signal transmitted via a corresponding one of the pins of the multi-chip package, and wherein the second through Nth semiconductor chips indirectly receive the input/output signal via the internal pads, which are coupled to each other.

However, Perino et al. disclose a multi-chip package comprising:

internal pads of the first 920 through Nth semiconductor chips (910a-910d) are coupled to each other, wherein the input/output pad of the first semiconductor chip 920 directly receives an input/output signal transmitted via a corresponding one of the pins of the multi-chip package, and wherein the second through Nth semiconductor chips (910a-910d) indirectly receive the input/output signal via the internal pads, which are coupled to each other (fig. 9, column 14, lines 17 et seq.). Therefore, it would have been obvious to one having ordinary skill in the art at the time the invention was made to modify the device structure of Hayashi et al. by having the internal pads of the chips are coupled to each other and the second through Nth semiconductor chips indirectly receive the input/output signal via the internal pads, as taught by Perino et al., in order to provide an IC device having stacked dies with effectively isolating pins to be on the multi-chip device (column 14, lines 29-30).

- Regarding claim 2, Perino et al. disclose that the internal pads are coupled to each other via a common pad installed at a substrate 130 (fig. 1).
- Regarding claim 3, Perino et al. disclose that the input/output pad of the first semiconductor chip 920 is bonded to one of the pins of the multi-chip package (fig. 9).

Application/Control Number: 10/722,159 Page 4

Art Unit: 2814

• Regarding claim 4, it would have been obvious to one having ordinary skill in the art to have each of the first through (N-1)th semiconductor chips includes a delay circuit for receiving the input/output signal simultaneously with the internal circuit of the Nth semiconductor chip in order to use the semiconductor chip package in a particular application. Note Morgan (2003/0234674) (fig. 10, IC Die 1002, Delay Circuits 300-700), and Ishikawa (2003/0028835) (fig. 11, Chip 100, Delay Circuits 42, 43 and 45) are cited to support for the well known position.

Response to Arguments

Applicant's arguments filed 11/7/05 have been fully considered but they are not persuasive.

• The applicant argues that Hayashi discloses the chips 1 and 2 are connected by the pads PD1 and PD2; however, the pads PD1 and PD2 do not correspond to the recited internal pads, at least because they do not coupling an input/output driver and an internal circuit.

Applicant's arguments have been considered but they are not persuasive because pads PD2A correspond to the recited internal pads, at least because they are coupling an input/output driver 21 and the internal circuit 42 (fig. 13) and the chips receive an input/output signal via the internal pads (PD2A-PD2C) (fig. 13).


• The applicant argues that Perino et al. do not disclose any internal pads recited in claim 1.

Application/Control Number: 10/722,159 Page 5

Art Unit: 2814

Applicant's argument has been considered but it is not persuasive because Perino et al. clearly disclose a lower chip 920 and a plurality of upper chips 910a-910d, wherein the chips comprise a plurality of internal pads on their surface (fig. 9).

Art Unit: 2814



Art Unit: 2814

• In response to applicant's argument that there is no motivation to combine the references, the test for obviousness is not whether the features of a secondary reference may be bodily incorporated into the structure of the primary reference; nor is it that the claimed invention must be expressly suggested in any one or all of the references. Rather, the test is what the combined teachings of the references would have suggested to those of ordinary skill in the art. See *In re Keller*, 642 F.2d 413, 208 USPQ 871 (CCPA 1981).

Page 7

• In response to applicant's argument that there is no suggestion to combine the references, the examiner recognizes that obviousness can only be established by combining or modifying the teachings of the prior art to produce the claimed invention where there is some teaching, suggestion, or motivation to do so found either in the references themselves or in the knowledge generally available to one of ordinary skill in the art. See *In re Fine*, 837 F.2d 1071, 5 USPQ2d 1596 (Fed. Cir. 1988)and *In re Jones*, 958 F.2d 347, 21 USPQ2d 1941 (Fed. Cir. 1992). In this case:

Hayashi et al. do not explicitly disclose the input/output pad of the first semiconductor chip directly receives an input/output signal transmitted via a corresponding one of the pins of the multi-chip package, and wherein the second through Nth semiconductor chips indirectly receive the input/output signal via the internal pads, which are coupled to each other.

However, Perino et al. disclose a multi-chip package comprising:

internal pads of the first 920 through Nth semiconductor chips (910a-910d) are coupled to each other, wherein the input/output pad of the first semiconductor chip 920

Art Unit: 2814

directly receives an input/output signal transmitted via a corresponding one of the pins of the multi-chip package, and wherein the second through Nth semiconductor chips (910a-910d) indirectly receive the input/output signal via the internal pads, which are coupled to each other (fig. 9, column 14, lines 17 et seq.). Therefore, it would have been obvious to one having ordinary skill in the art at the time the invention was made to modify the device structure of Hayashi et al. by having the internal pads of the chips are coupled to each other and the second through Nth semiconductor chips indirectly receive the input/output signal via the internal pads, as taught by Perino et al., in order to provide an IC device having stacked dies with effectively isolating pins to be on the multi-chip device (column 14, lines 29-30).

• The applicant argues that Perino et al. do not disclose the internal pads are coupled to each other via a common pad installed at a substrate.

Applicant's argument has been considered but it is not persuasive because Perino et al. clearly disclose that the internal pads are coupled to each other via a common pad installed at a substrate 130 (fig. 1).

• The applicant argues that Perino et al. do not disclose the input/output pad of the first semiconductor chip is bonded to one of the pins of the multi-chip package.

Applicant's argument has been considered but it is not persuasive because Perino et al. clearly disclose that the input/output pad of the first semiconductor chip 920 is bonded to one of the pins of the multi-chip package (fig. 9).

• The applicant argues that neither Hayashi et al. nor Perino et al. disclose a delay

Art Unit: 2814

circuit for receiving the input/output signal simultaneously with the internal circuit of the Nth semiconductor chip.

Applicant's argument has been considered but it is not persuasive because it would have been obvious to one having ordinary skill in the art to have each of the first through (N-1)th semiconductor chips includes a delay circuit for receiving the input/output signal simultaneously with the internal circuit of the Nth semiconductor chip in order to use the multi-chip package in a particular application. Note Morgan (2003/0234674) (fig. 10, IC Die 1002, Delay Circuits 300-700), and Ishikawa (2003/0028835) (fig. 11, Chip 100, Delay Circuits 42, 43 and 45) are cited to support for the well known position.

Conclusion

THIS ACTION IS MADE FINAL. Applicant is reminded of the extension of time policy as set forth in 37 CFR 1.136(a).

A shortened statutory period for reply to this final action is set to expire THREE MONTHS from the mailing date of this action. In the event a first reply is filed within TWO MONTHS of the mailing date of this final action and the advisory action is not mailed until after the end of the THREE-MONTH shortened statutory period, then the shortened statutory period will expire on the date the advisory action is mailed, and any extension fee pursuant to 37 CFR 1.136(a) will be calculated from the mailing date of the advisory action. In no event, however, will the statutory period for reply expire later than SIX MONTHS from the mailing date of this final action.

Art Unit: 2814

Any inquiry concerning this communication or earlier communications from the examiner should be directed to DiLinh Nguyen whose telephone number is (571) 272-1712. The examiner can normally be reached on 8:00AM - 6:00PM (M-F).

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Wael Fahmy can be reached on (571) 272-1705. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

DLN

HOAI PHAM
PRIMARY EXAMINER